

US009268885B1

(12) United States Patent

Wang

(10) Patent No.: US 9,268,885 B1

(45) **Date of Patent:**

Feb. 23, 2016

(54) INTEGRATED CIRCUIT DEVICE METHODS AND MODELS WITH PREDICTED DEVICE METRIC VARIATIONS

(71) Applicant: MIE Fujitsu Semiconductor Limited,

Kuwana (JP)

- (72) Inventor: Jing Wang, San Jose, CA (US)
- (73) Assignee: Mie Fujitsu Semiconductor Limited,

Kuwana, Mie (JP)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 144 days.

- (21) Appl. No.: 13/780,006
- (22) Filed: Feb. 28, 2013
- (51) **Int. Cl.**

G06F 17/50

(2006.01)

(52) U.S. Cl.

CPC *G06F 17/5009* (2013.01)

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

3,958,266	A	5/1976	Athanas
4,000,504	A	12/1976	Berger
4,021,835	A	5/1977	Etoh et al.
4,242,691	A	12/1980	Kotani et al.
4,276,095	A	6/1981	Beilstein, Jr. et al.
4,315,781	A	2/1982	Henderson
4,518,926	A	5/1985	Swanson
4,559,091	A	12/1985	Allen et al.
4,578,128	A	3/1986	Mundt et al.
4,617,066	A	10/1986	Vasudev

4,662,061 A	5/1987	Malhi
4,761,384 A	8/1988	Neppl et al.
4,780,748 A	10/1988	Cunningham et al.
4,819,043 A	4/1989	Yazawa et al.
4,885,477 A	12/1989	Bird et al.
4,908,681 A	3/1990	Nishida et al.
4,945,254 A	7/1990	Robbins
4,956,311 A	9/1990	Liou et al.
5,034,337 A	7/1991	Mosher et al.
5,144,378 A	9/1992	Hikosaka
5,156,989 A	10/1992	Williams et al.
5,156,990 A	10/1992	Mitchell
5,166,765 A	11/1992	Lee et al.
5,208,473 A	5/1993	Komori et al.
5,294,821 A	3/1994	Iwamatsu
5,298,763 A	3/1994	Shen et al.
5,369,288 A	11/1994	Usuki
	(Con	tinued)

FOREIGN PATENT DOCUMENTS

EP	0274278 A1	7/1988
EP	0312237 A2	4/1989

(Continued)

OTHER PUBLICATIONS


English Translation of JP 8153873 Submitted herewith. (Continued)


Primary Examiner — Vuthe Siek (74) Attorney, Agent, or Firm — Baker Botts L.L.P.

(57) ABSTRACT

A method can include selecting integrated circuit (IC) device fabrication process source variations; generating relationships between each process source variance and a device metric variance; and calculating at least one IC device metric value from the process source variations and corresponding relationships between each process source variance and a device metric variance.

12 Claims, 9 Drawing Sheets





US 9,268,885 B1 Page 2

(56)	Refere	nces Cited	6,320,222			Forbes et al.
	U.S. PATENT	DOCUMENTS	6,323,525 6,326,666	B1	12/2001	Noguchi et al. Bernstein et al.
5.050.106	12/1001		6,330,526 6,335,233		1/2001	Yasuda Cho et al.
5,373,186 5,384,476		Schubert et al. Nishizawa et al.	6,358,806			Puchner
5,426,328		Yilmaz et al.	6,380,019			Yu et al.
5,444,008		Han et al.	6,391,752 6,426,260			Colinge et al. Hshieh
5,552,332 5,559,368		Tseng et al. Hu et al.	6,426,279	B1		Huster et al.
5,608,253		Liu et al.	6,432,754	B1	8/2002	Assaderaghi et al.
5,622,880	A 4/1997	Burr et al.	6,444,550			Hao et al.
5,624,863 5,625,568		Helm et al. Edwards et al.	6,444,551 6,449,749		9/2002	Ku et al. Stine
5,641,980		Yamaguchi et al.	6,461,920	B1	10/2002	Shirahata
5,663,583	A 9/1997	Matloubian et al.	6,461,928		10/2002	
5,712,501		Davies et al.	6,472,278 6,482,714			Marshall et al. Hieda et al.
5,719,422 5,726,488		Burr et al. Watanabe et al.	6,489,224		12/2002	
5,726,562	A 3/1998	Mizuno	6,492,232			Tang et al.
5,731,626		Eaglesham et al.	6,500,739 6,503,801		1/2002	Wang et al. Rouse et al.
5,736,419 5,753,555		Naem Hada	6,503,805			Wang et al.
5,754,826	A 5/1998	Gamal et al.	6,506,640			Ishida et al.
5,756,365		Kakumu	6,518,623 6,521,470			Oda et al. Lin et al.
5,763,921 5,780,899		Okumura et al. Hu et al.	6,534,373		3/2003	
5,847,419		Imai et al.	6,541,328		4/2003	Whang et al.
5,856,003			6,541,829 6,548,842			Nishinohara et al. Bulucea et al.
5,861,334 5,877,049	A 1/1999	Rho Liu et al.	6,551.885		4/2003	
5,885,876		Dennen	6,552,377		4/2003	Yu
5,889,315	A 3/1999	Farrenkopf et al.	6,573,129			Hoke et al.
5,895,954 5,899,714		Yasumura et al. Farremkopf et al.	6,576,535 6,600,200			Drobny et al. Lustig et al.
5,918,129		Fulford, Jr. et al.	6,606,729	B2	8/2003	Gross et al.
5,923,067	A 7/1999	Voldman	6,620,671			Wang et al.
5,923,987 5,936,868			6,624,488 6,627,473		9/2003 9/2003	Oikawa et al.
5,946,214		Heavlin	6,630,710	B1	10/2003	Augusto
5,985,705	A 11/1999	Seliskar	6,660,605		12/2003	
5,989,963		Luning et al.	6,662,350 6,667,200		12/2003	Fried et al. Sohn et al.
6,001,695 6,020,227		Bulucea	6,670,260		12/2003	Yu et al.
6,043,139	A 3/2000	Eaglesham et al.	6,693,333		2/2004	Yu
6,060,345		Hause et al. Maszara et al.	6,698,000 6,730,568		2/2004 5/2004	Tanaka Sohn
6,060,364 6,066,533			6,737,724	B2	5/2004	Hieda et al.
6,072,217	A 6/2000	Burr	6,743,291		6/2004	Ang et al.
6,087,210			6,743,684 6,751,519		6/2004 6/2004	Satya et al.
6,087,691 6,088,518		Hamamoto Hsu	6,753,230		6/2004	Sohn et al.
6,091,286		Blauschild	6,760,900		7/2004	Rategh et al.
6,096,611			6,770,944 6,787,424		9/2004	Nishinohara et al.
6,103,562 6,121,153		Son et al. Kikkawa	6,795,800	В1	9/2004	Lee
6,147,383	A 11/2000	Kuroda	6,797,553			Adkisson et al.
6,153,920 6,157,073	A 11/2000	Gossmann et al. Lehongres	6,797,602 6,797,994			Kluth et al. Hoke et al.
6,175,582	B1 1/2001	Naito et al.	6,808,004	B2	10/2004	Kamm et al.
6,184,112	B1 2/2001	Maszara et al.	6,808,994		10/2004	
6,190,979 6,194,259		Radens et al. Nayak et al.	6,813,750 6,821,825	B2	11/2004 11/2004	Usami et al. Todd et al.
6,194,239		Ishida et al.	6,821,852	B2	11/2004	Rhodes
6,218,892	B1 4/2001	Soumyanath et al.	6,822,297		11/2004	Nandakumar et al.
6,218,895		De et al. Yu et al.	6,831,292 6,835,639	B2 B2	12/2004	Currie et al. Rotondaro et al.
6,221,724 6,229,188		Aoki et al.	6,850,877	B1	2/2005	Sengupta
6,232,164	B1 5/2001	Tsai et al.	6,852,602			Kanzawa et al.
6,235,597		Miles	6,852,603 6,881,641		2/2005 4/2005	Chakravarthi et al. Wieczorek et al.
6,245,618 6,268,640		An et al. Park et al.	6,881,987		4/2005	
6,271,070		Kotani et al.	6,891,439	B2	5/2005	Jachne et al.
6,271,551		Schmitz et al.	6,893,947			Martinez et al.
6,288,429 6,297,132		Iwata et al. Zhang et al.	6,900,519 6,901,564		5/2005 5/2005	Cantell et al. Stine et al.
6,300,177		Sundaresan et al.	6,901,570		5/2005	
6,313,489	B1 11/2001	Letavic et al.	6,916,698	B2	7/2005	Mocuta et al.
6,319,799	B1 11/2001	Ouyang et al.	6,917,237	В1	7/2005	Tschanz et al.

US 9,268,885 B1 Page 3

(56)		Referen	ces Cited	7,494,861 7,496,862			Chu et al. Chang et al.
	U.S.	PATENT	DOCUMENTS	7,496,867	B2	2/2009	Turner et al.
	05 460 D0	0/2005	Ŧ	7,498,637 7,501,324			Yamaoka et al. Babcock et al.
	27,463 B2 28,128 B1		Iwata et al. Sidiropoulos	7,503,020			Allen et al.
,	30,007 B2		Bu et al.	7,507,999	B2	3/2009	Kusumoto et al.
6,9	30,360 B2		Yamauchi et al.	7,514,766			Yoshida
	57,163 B2	10/2005		7,521,323 7,531,393			Surdeanu et al. Doyle et al.
	63,090 B2 95,397 B2		Passlack et al. Yamashita et al.	7,531,836			Liu et al.
7,0	02,214 B1	2/2006	Boyd et al.	7,538,364			Twynam
	08,836 B2		Algotsson et al.	7,538,412 7,562,233			Schulze et al. Sheng et al.
	13,359 B1 15,546 B2	3/2006 3/2006	Herr et al.	7,564,105			Chi et al.
	15,741 B2		Tschanz et al.	7,566,600		7/2009	
	22,559 B2		Barnak et al.	7,569,456 7,586,322			Ko et al. Xu et al.
	36,098 B2 38,258 B2		Eleyan et al. Liu et al.	7,592,241		9/2009	
	39,881 B2	5/2006		7,595,243			Bulucea et al.
	45,456 B2		Murto et al.	7,598,142 7,605,041			Ranade et al. Ema et al.
	57,216 B2 61,058 B2		Ouyang et al. Chakravarthi et al.	7,605,060			Meunier-Beillard et al.
	64,039 B2	6/2006		7,605,429	B2	10/2009	Bernstein et al.
7,0	64,399 B2		Babcock et al.	7,608,496		10/2009	Chu Elpelt et al.
	71,103 B2 78,325 B2		Chan et al. Curello et al.	7,615,802 7,622,341			Chudzik et al.
	78,776 B2		Nishinohara et al.	7,638,380		12/2009	
7,0	89,513 B2	8/2006	Bard et al.	7,642,140			Bae et al.
	89,515 B2		Hanafi et al.	7,644,377 7,645,665			Saxe et al. Kubo et al.
	91,093 B1 05,399 B1		Noda et al. Dakshina-Murthy et al.	7,651,920		1/2010	
	09,099 B2		Tan et al.	7,655,523			Babcock et al.
	19,381 B2		Passlack	7,673,273 7,675,126		3/2010	Madurawe et al.
	22,411 B2 27,687 B1	10/2006 10/2006		7,675,317			Perisetty
	32,323 B2		Haensch et al.	7,678,638			Chu et al.
	69,675 B2		Tan et al.	7,681,628 7,682,887			Joshi et al. Dokumaci et al.
	70,120 B2 76,137 B2		Datta et al. Perng et al.	7,683,442			Burr et al.
	86,598 B2		Yamauchi et al.	7,696,000	B2		Liu et al.
	89,627 B2		Wu et al.	7,704,822 7,704,844		4/2010	Jeong Zhu et al.
	99,430 B2 02,517 B2		Babcock et al. Dixit et al.	7,709,828			Braithwaite et al.
	08,354 B2	4/2007		7,723,750	B2		Zhu et al.
	11,871 B2	5/2007		7,737,472 7,741,138	B2	6/2010 6/2010	Kondo et al.
	21,021 B2 23,646 B2		Wu et al. Miyashita et al.	7,741,138			Cho et al.
	26,833 B2		White et al.	7,745,270	B2		Shah et al.
7,2	26,843 B2		Weber et al.	7,750,374 7,750,381			Capasso et al. Hokazono et al.
	30,680 B2 35,822 B2	6/2007 6/2007	Fujisawa et al.	7,750,381			Nowak
	56,639 B1		Koniaris et al.	7,750,682	B2	7/2010	Bernstein et al.
	59,428 B2	8/2007		7,755,144 7,755,146			Li et al. Helm et al.
	60,562 B2 94,877 B2	8/2007 11/2007	Czajkowski et al. Rueckes et al.	7,759,206			Luo et al.
	97,994 B2		Wieczorek et al.	7,759,714	B2	7/2010	Itoh et al.
7,3	01,208 B2	11/2007	Handa et al.	7,761,820 7,795,677			Berger et al.
	04,350 B2 07,471 B2	12/2007	Misaki Gammie et al.	7,793,677		10/2010	Bangsaruntip et al. Kawahara et al.
	12,500 B2		Miyashita et al.	7,808,410	B2	10/2010	Kim et al.
7,3	23,754 B2	1/2008	Ema et al.	7,811,873 7,811,881			Mochizuki
	32,439 B2 48,629 B2		Lindert et al. Chu et al.	7,811,881			Cheng et al. Mandelman et al.
	54,833 B2	4/2008		7,821,066	B2	10/2010	Lebby et al.
7,3	80,225 B2	5/2008	Joshi et al.	7,829,402			Matocha et al. Trimberger et al.
	98,497 B2 02,207 B1		Sato et al. Besser et al.	7,831,873 7,846,822			Seebauer et al.
	02,207 B1 02,872 B2		Murthy et al.	7,855,118	B2	12/2010	Hoentschel et al.
7,4	16,605 B2	8/2008	Zollner et al.	7,859,013			Chen et al.
	27,788 B2		Li et al.	7,863,163 7,867,835		1/2011	Bauer Lee et al.
	42,971 B2 49,733 B2		Wirbeleit et al. Inaba et al.	7,883,977			Babcock et al.
	62,908 B2		Bol et al.	7,888,205	B2		Herner et al.
	69,164 B2		Du-Nour	7,888,747			Hokazono
	70,593 B2		Rouh et al.	7,895,546 7,897,495			Lahner et al. Ye et al.
	85,536 B2 87,474 B2	2/2009 2/2009		7,897,495			Ye et al. Cardone et al.
	91,988 B2		Tolchinsky et al.	7,906,813		3/2011	

US 9,268,885 B1 Page 4

(56) Referen	nces Cited	8,288,798 B2	10/2012 10/2012	Passlack
U.S. PATENT	DOCUMENTS	8,299,562 B2 8,324,059 B2 8,423,341 B2		Guo et al.
7,910,419 B2 3/2011	Fenouillet-Beranger et al.	2001/0014495 A1	8/2013	
	Flynn et al.	2001/0034595 A1*		Yamaguchi 703/19
	Moroz et al.	2002/0042184 A1 2003/0006415 A1		Nandakumar et al. Yokogawa et al.
	Nakano Onodera et al.	2003/000413 A1 2003/0047763 A1		Hieda et al.
	Majumder et al.	2003/0122203 A1		Nishinohara et al.
	Gomm et al.	2003/0173626 A1 2003/0183856 A1	9/2003	Burr Wieczorek et al.
., ,	Liu et al. Ueno et al.	2003/0183830 A1 2003/0215992 A1		Sohn et al.
	King et al.	2004/0075118 A1		Heinemann et al.
7,960,238 B2 6/2011	Kohli et al.	2004/0075143 A1 2004/0084731 A1		Bae et al. Matsuda et al.
7,968,400 B2 6/2011 7,968,411 B2 6/2011	Cai Williford	2004/0087090 A1		Grudowski et al.
	Seebauer	2004/0126947 A1	7/2004	
	Bedell et al.	2004/0175893 A1 2004/0180488 A1	9/2004 9/2004	Vatus et al.
7,989,900 B2 8/2011 7,994,573 B2 8/2011	Haensch et al.	2005/0056877 A1		Rueckes et al.
	Furukawa et al.	2005/0106824 A1		Alberto et al.
	Yu et al.	2005/0116282 A1 2005/0250289 A1		Pattanayak et al. Babcock et al.
	Kim et al. Bernard et al.	2005/0230289 A1 2005/0280075 A1		Ema et al.
8,046,598 B2 10/2011		2006/0017100 A1		Bol et al.
	Hargrove et al.	2006/0022270 A1 2006/0049464 A1	2/2006 3/2006	Boyd et al.
	Tsai et al. Cranford, Jr. et al.	2006/0049404 A1 2006/0068555 A1		Zhu et al.
	Colombeau et al.	2006/0068586 A1	3/2006	
8,063,466 B2 11/2011		2006/0071278 A1 2006/0091481 A1	4/2006 5/2006	Takao Li et al.
	Sadra et al. Wang et al.	2006/0051481 A1 2006/0150129 A1*		Chiu et al 716/4
8,067,302 B2 11/2011		2006/0154428 A1		Dokumaci
	Zeng et al.	2006/0157794 A1 2006/0197158 A1		Doyle et al. Babcock et al.
	Krull et al. Agarwal et al.	2006/0197138 A1 2006/0203581 A1		Joshi et al.
	Yeh et al.	2006/0220114 A1		Miyashita et al.
· · · · · · · · · · · · · · · · · · ·	Schruefer	2006/0223248 A1 2007/0040222 A1		Venugopal et al. Van Camp et al.
8,106,481 B2 1/2012 8,110,487 B2 2/2012	Griebenow et al.	2007/0117326 A1		Tan et al.
8,114,761 B2 2/2012	Mandrekar et al.	2007/0158790 A1	7/2007	
	Bhalla et al. Hynecek	2007/0212861 A1 2007/0238253 A1	10/2007	Chidambarrao et al. Tucker
	Babcock et al.	2008/0067589 A1		Ito et al.
	Chen et al.	2008/0108208 A1 2008/0138953 A1		Arevalo et al. Challa et al.
	Hokazono Kerr et al.	2008/0169493 A1		Lee et al.
	Challa et al.	2008/0169516 A1	7/2008	
	Kim et al.	2008/0197439 A1 2008/0227250 A1		Goerlach et al. Ranade et al.
8,148,774 B2 4/2012 8,163,619 B2 4/2012	Mori et al. Yang et al.	2008/0227230 A1 2008/0237661 A1		Ranade et al.
	Seebeck et al.	2008/0258198 A1	10/2008	Bojarczuk et al.
	Chang et al.	2008/0272409 A1 2009/0003105 A1		Sonkusale et al. Itoh et al.
	Joshi et al. Chung et al.	2009/0057746 A1	3/2009	Sugll et al.
8,173,502 B2 5/2012	Yan et al.	2009/0057762 A1		Bangsaruntip et al.
	Trimberger	2009/0108350 A1 2009/0121298 A1		Cai et al. Furukawa et al.
	Kim et al. Levy et al.	2009/0134468 A1	5/2009	Tsuchiya et al.
8,183,096 B2 5/2012	Wirbeleit	2009/0224319 A1	9/2009	
	Mathur et al. Gupta et al.	2009/0302388 A1 2009/0309140 A1		Cai et al. Khamankar et al.
	Pawlak et al.	2009/0311837 A1	12/2009	Kapoor
8,188,542 B2 5/2012	Yoo et al.	2009/0321849 A1	1/2009	
	Kurosawa Dewey, III et al.	2010/0012988 A1 2010/0038724 A1		Yang et al. Anderson et al.
8,201,122 B2 6/2012 8,204,714 B2 6/2012		2010/0100856 A1	4/2010	Mittal
8,214,190 B2 7/2012	Joshi et al.	2010/0148153 A1		Hudait et al.
	Liu et al. Ouyang et al.	2010/0149854 A1 2010/0187641 A1	6/2010 7/2010	Zhu et al.
	Chen et al.	2010/0207182 A1		Paschal
8,236,661 B2 8/2012	Dennard et al.	2010/0262414 A1		Joshi et al.
	Kobayashi Babcock et al.	2010/0270600 A1 2011/0059588 A1	10/2010 3/2011	Inukai et al.
	Chen et al.	2011/0039388 A1 2011/0073961 A1		Dennard et al.
8,258,026 B2 9/2012	Bulucea	2011/0074498 A1	3/2011	Thompson et al.
	El Yahyaoui et al.	2011/0079860 A1		Verhulst
8,286,180 B2 10/2012	100	2011/0079861 A1	4/2011	Shifren et al.

(56) References Cited

U.S. PATENT DOCUMENTS

2011/0093242	A1	4/2011	Lu
2011/0095811	A1	4/2011	Chi et al.
2011/0147828	A1	6/2011	Murthy et al.
2011/0169082	A1	7/2011	Zhu et al.
2011/0175170	A1	7/2011	Wang et al.
2011/0180880	A1	7/2011	Chudzik et al.
2011/0193164	A1	8/2011	Zhu
2011/0212590	A1	9/2011	Wu et al.
2011/0230039	A1	9/2011	Mowry et al.
2011/0242921	A1	10/2011	Tran et al.
2011/0248352	A1	10/2011	Shifren et al.
2011/0294278	A1	12/2011	Eguchi et al.
2011/0309447	A1	12/2011	Arghavani et al.
2012/0021594	A1	1/2012	Gurtej et al.
2012/0034745	A1	2/2012	Colombeau et al.
2012/0056275	A1	3/2012	Cai et al.
2012/0056502	A1	3/2012	Cai et al.
2012/0065920	A1	3/2012	Nagumo et al.
2012/0108050	A1	5/2012	Chen et al.
2012/0132998	A1	5/2012	Kwon et al.
2012/0138953	A1	6/2012	Cai et al.
2012/0146155	A1	6/2012	Hoentschel et al.
2012/0167025	A1	6/2012	Gillespie et al.
2012/0187491	A1	7/2012	Zhu et al.
2012/0190177	A1	7/2012	Kim et al.
2012/0223363	A1	9/2012	Kronholz et al.

FOREIGN PATENT DOCUMENTS

EP	0531621	A2 3/1993
EP	0683515	A 1 11/1995
EP	0889502	A 2 1/1999
EP	1450394	A 1 8/2004
JP	59193066 A	A 1 1/1984
JP	4186774	A1 3/1992
JP	8288508 A	A 1 1/1996
JP	8153873 A	A 1 6/1996
JP	2004087671	A1 3/2004
KR	10-0794094 I	B1 7/2003
WO	2011062788 A	A 1 5/2011

OTHER PUBLICATIONS

Banerjee et al., "Compensating Non-Optical Effects using Electrically-Driven Optical Proximity Correction", Proc. of SPIE, vol. 7275, 2009.

Cheng et al., "Extremely Thin SOI (ETSOI) CMOS with Record Low Variability for Low Power System-on-Chip Applications", IEDM 2009, Dec. 2009.

Cheng et al., "Fully Depleted Extremely Thin SOI Technology Fabricated by a Novel Integration Scheme Featuring Implant-Free, Zero-Silicon-Loss, and Faceted Raised Source/Drain", 2009 Symposium on VI SI Technology Digest of Technical Papers 2009

on VLSI Technology Digest of Technical Papers, 2009.

Drennan et al., "Implications of Proximity Effects for Analog Design", Custom Integrated Circuits Conference, 2006, CICC '06, IEEE, Sep. 10-13, 2006, pp. 169-176.

Hook et al., "Lateral Ion Implant Straggle and Mask Proximity Effect", IEEE Transactions on Electron Devices, vol. 50, No. 9, Sep. 2003

Hori et al., "A 0.1 um CMOS with a Step Channel Profile Formed by Ultra High Vacuum CVD and In-Situ Doped Ions", IEDM 1993, May 12, 1993.

Matsuhashi et al., "High-Performance Double-Layer Epitaxial-Channel PMOSFET Compatible with a Single Gate CMOSFET", 1996 Symposium on VLSI Technology Digest of Technical Papers, 1996

Shao et al., "Boron diffusion in silicon: the anomalies and control by point defect engineering", Materials Science and Engineering R 42 (2003), Nov. 2003, pp. 65-114.

Sheu et al., "Modeling the Well-Edge Proximity Effect in Highly Scaled MOSFETs", IEEE Transactions on Electron Devices, vol. 53, No. 11, Nov. 2006, pp. 2792-2798.

Abiko, H et al., "A Channel Engineering Combined with Channel Epitaxy Optimization and TED Suppression for 0.15µm n-n Gate CMOS Technology", 1995 Symposium on VLSI Technology Digest of Technical Papers, 1995, pp. 23-24.

of Technical Papers, 1995, pp. 23-24.
Chau, R et al., "A 50nm Depleted-Substrate CMOS Transistor (DST)", Electron Device Meeting 2001, IEDM Technical Digest, IEEE International, 2001, pp. 29.1.1-29.1.4.
Ducroquet, F et al. "Fully Depleted Silicon-On-Insulator

Ducroquet, F et al. "Fully Depleted Silicon-On-Insulator nMOSFETs with Tensile Strained High Carbon Content Si1-yCy Channel", 2006, ECS 210th Meeting, Abstract 1033.

Ernst, T et al., "Nanoscaled MOSFET Transistors on Strained Si, SiGe, Ge Layers: Some Integration and Electrical Properties Features", 2006, ECS Trans. 2006, vol. 3, Issue 7, pp. 947-961.

Goesele, U et al., Diffusion Engineering by Carbon in Silicon, 2000, Mat. Res. Soc. Symp. vol. 610.

Hokazono, A et al., "Steep Channel & Halo Profiles Utilizing Boron-Diffusion-Barrier Layers (Si:C) for 32 nm Node and Beyond", 2008, 2008 Symposium on VLSI Technology Digest of Technical Papers, pp. 112-113.

Hokazono, A et al., "Steep Channel Profiles in n/pMOS Controlled by Boron-Doped Si:C Layers for Continual Bulk-CMOS Scaling", 2009, IEDM09-676 Symposium, pp. 29.1.1-29.1.4.

Holland, OW and Thomas, DK "A Method to Improve Activation of Implanted Dopants in SiC", 2001, Oak Ridge National Laboratory, Oak Ridge, TN.

Kotaki, H., et al., "Novel Bulk Dynamic Threshold Voltage MOSFET (B-DTMOS) with Advanced Isolation (SITOS) and Gate to Shallow-Well Contact (SSS-C) Processes for Ultra Low Power Dual Gate CMOS", 1996, IEDM 96, pp. 459-462.

CMOS, 1930, 162M 30, pp. 453-462.
Lavéant, P. "Incorporation, Diffusion and Agglomeration of Carbon in Silicon", 2002, Solid State Phenomena, vols. 82-84, pp. 189-194.
Noda, K et al., "A 0.1-µm Delta-Doped MOSFET Fabricated with Post-Low-Energy Implanting Selective Epitaxy", Apr. 1998, IEEE Transactions on Electron Devices, vol. 45, No. 4, pp. 809-814.
Ohguro, T et al., "An 0.18-µm CMOS for Mixed Digital and Analog

Ohguro, T et al., "An 0.18-µm CMOS for Mixed Digital and Analog Aplications with Zero-Volt-Vth Epitaxial-Channel MOSFET's", Jul. 1999, IEEE Transactions on Electron Devices, vol. 46, No. 7, pp. 1378-1383.

Pinacho, R et al., "Carbon in Silicon: Modeling of Diffusion and Clustering Mechanisms", Aug. 2002, Journal of Applied Physics, vol. 92, No. 3, pp. 1582-1588.

Robertson, LS et al., "The Effect of Impurities on Diffusion and Activation of Ion Implanted Boron in Silicon", 2000, Mat. Res. Soc. Symp. vol. 610.

Scholz, R et al., "Carbon-Induced Undersaturation of Silicon Self-Interstitials", Jan. 1998, Appl. Phys. Lett. 72(2), pp. 200-202.

Scholz, RF et al., "The Contribution of Vacancies to Carbon Out-Diffusion in Silicon", Jan. 1999, Appl. Phys. Lett., vol. 74, No. 3, pp. 392-394.

Stolk, PA et al., "Physical Mechanisms of Transient Enhanced Dopant Diffusion in Ion-Implanted Silicon", May 1997, J. Appl. Phys. 81(9), pp. 6031-6050.

Thompson, S et al., "MOS Scaling: Transistor Challenges for the 21st Century", 1998, Intel Technology Journal Q3' 1998, pp. 1-19.

Wann, C. et al., "Channel Profile Optimization and Device Design for Low-Power High-Performance Dynamic-Threshold MOSFET", 1996, IEDM 96, pp. 113-116.

Werner, P. et al., "Carbon Diffusion in Silicon", Oct. 1998, Applied Physics Letters, vol. 73, No. 17, pp. 2465-2467.

Yan, Ran-Hong et al., "Scaling the Si MOSFET: From Bulk to SOI to Bulk", Jul. 1992, IEEE Transactions on Electron Devices, vol. 39, No. 7.

Komaragiri, R. et al., "Depletion-Free Poly Gate Electrode Architecture for Sub 100 Nanometer CMOS Devices with High-K Gate Dielectrics", IEEE IEDM Tech Dig., San Francisco CA, 833-836, Dec. 13-15, 2004.

Samsudin, K et al., Integrating Intrinsic Parameter Fluctuation Description into BSIMSOI to Forecast sub-15 nm UTB SOI based 6T SRAM Operation, Solid-State Electronics (50), pp. 86-93.

Wong, H et al., "Nanoscale CMOS", Proceedings of the IEEE, vol. 87, No. 4, pp. 537-570.

Machine Translation of KR 10-0794094 Submitted herewith.

^{*} cited by examiner




FIG. 1

US 9,268,885 B1




FIG. 2





FIG. 3A



correlation: 0.926

FIG. 3B




FIG. 3C




FIG. 4





FIG. 5








FIG. 7





INTEGRATED CIRCUIT DEVICE METHODS AND MODELS WITH PREDICTED DEVICE METRIC VARIATIONS

TECHNICAL FIELD

This disclosure relates generally to integrated circuit design and modeling, and more particularly to generating predicted device performance metrics from assumed variations in fabrication process steps or results.

BACKGROUND

Conventional integrated circuit (IC) design methods utilize "hardware-based" approaches to predict device metrics (such as transistor performance metrics). For example, performance data can be collected from various dies on a number of fabricated wafers and then analyzed. Based on such analysis, models (e.g., transistor models) can then be created, which 20 can serve as basis for simulating circuit behavior.

Such conventional approaches can suffice for mature fabrication processes. However, for processes still under development, such hardware data is generally unreliable as fabrication steps can be subject to change or the fabrication 25 process drifts, making the initial metrics inaccurate thereby necessitating multiple rounds of design as the circuit behaviors evolve with the progression of the process development. Also, conventional approaches may only present performance data, making it difficult to obtain comprehensive information on how the sources of particular process variations can impact different device metrics.

Fabricated IC devices tend to encounter failures or underperforming components due to fabrication process variations, for instance, variations in threshold voltage. As a result, designers may elect to design conservatively, that is, to a wider set of process corners for the sake of ensuring a robust design but then sacrificing certain design targets. As semiconductor process advances to support Moore's law, the challenges of designing ICs in the context of process development only increase as the processes become more complex and therefore difficult to develop and implement. Design compensations for the ever-widening corners only increase. The trend continues with putting more and more burdens on design 45 teams to tape out new chip products with satisfactory designs and meeting timelines for customers.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a flow diagram of a method according to an embodiment.

FIG. 2 is a flow diagram of a method according to another embodiment.

FIG. 3A is a flow diagram of a method according to a 55 further embodiment.

FIGS. 3B and 3C are graphs showing derived correlations between device metrics according to very particular embodiments.

FIG. 4 is a flow diagram of a method according to a further 60 embodiment.

FIG. 5 is a flow diagram of a method according to a further embodiment.

FIG. 6 is a flow diagram of a method according to an additional embodiment.

FIG. 7 is a diagram of a model and model elements according to an embodiment.

2

FIGS. 8A to 8C are diagrams of transistors for which device metrics can be generated, according to various embodiments.

DETAILED DESCRIPTION

Various embodiments of the present invention will now be described in detail with reference to a number of drawings. The embodiments show methods to generate predicted integrated circuit (IC) device metrics from assumed process variations, to reliably model circuit behaviors in circuit simulators (e.g., SPICE) even during the course of a fabrication process that is in-development. Embodiments can enable designs by way of utilizing statistically derived relationships between metrics and/or process variations, including but not limited to: the impact of individual source variations on each device metric; correlations between different device metrics; and correlations between different device types.

FIG. 1 shows a method 100 according to an embodiment. A method 100 can include selecting IC device fabrication process source variations (102). Process source variations usually refer to process targets relevant to behavior of fabricated components that can vary based upon variation of corresponding fabrication process steps. Note that while process source variations can include front-end processes for active (i.e., transistor) and passive (e.g., resistor, varactors) device fabrication, such values can also include variations resulting other process steps, including but not limited to interconnect metallization process steps or back-end processes (e.g., interconnect and/or packaging steps and/or variations).

In very particular embodiments, the process source variations can include transistor related source variations, including but not limited to: gate length (Lgate); gate insulator thickness (Tox); effective channel width (Weff); ion implantation energy and dose for threshold voltage adjustment (Vt dosage); Halo (or pocket)-implant dose; lightly doped drain (LDD) ion implant dose; transistor spacer thickness; and other fabrication steps targeting specific dimensions or concentrations and profiles to achieve a pre-selected transistor design. In addition or alternatively, source variations can include interconnect related variations that could impact other aspects of a resulting circuit, including but not limited to: chemical mechanical polishing (CMP) planarization; via and interlayer dielectric (ILD) thickness; interconnect metal thickness; interconnect metal width; via and contact size; and other fabrication steps specific to creating pre-selected structures to achieve pre-selected circuit elements with interconnected transistors. Still further, process source variations can include package related variations, including but not limited to: wiring inductance; wiring resistance; and pad-bond resis-

It is understood that these listed values are provided by way of example only. Any suitable IC production effects can be included as a process source variation.

While the process source variation are described herein in reference to transistor structures and in particular, MOS type field effect transistors (FETs), alternate embodiments can include process source variation for other device types, including but not limited to bipolar junction transistors, junction FETs, finFETs or any other suitable active device.

In some embodiments, process source variations can be assumed from the expected fabrication process.

A method **100** can also include generating relationships between each process variance and a device metric variance (**104**). Such an action can include generating a value that reflects the extent to which each selected process source variations can affect a desired device metric. Such a relation-

ship value can be expressed as the derivative of metric variance to source variance ($\partial M/\partial P$). In general, the relationship values for given process source variations can be extracted using one or more Technology Computer Aided Design (TCAD) tools.

Device metric values can represent any suitable IC device performance characteristic. In very particular embodiments, the device metric values are for representative transistor behaviors, including but not limited to: linear region threshold voltage (Vtlin), linear region drain current (Idlin); saturation region threshold voltage (Vtsat); drain induced barrier lowering (DIBL) effect; saturation drain current (Idsat); subthreshold swing at saturation (Sssat); effective drain current (Ieff); gate capacitance (Cgg); and overlap capacitance (Cov) for a given transistor design and type. In addition or alternatively, device metrics can include interconnect related parameters, including but not limited to: via resistance (Rvia); interlevel capacitance (capacitance between lines of different layers, Ginter); and intra-level capacitance (capacitance between lines of same layer, Cintra).

Method 100 further includes calculating IC device metric specification values from the process source variations and the variance relationships (106). Such a calculation preferably uses a root-sum square mathematical formula as follows:

$$\Delta M_i = \sqrt{\sum_j \left(\frac{\partial M_i}{\partial P_j}\right)^2 (\Delta P_j)^2}$$

Where $\partial M_i/\partial P_j$ is the derivative relationship between device metric value in relation to given process, for instance, the device metric of threshold voltage as affected by threshold voltage-setting implant condition, and can generally be 35 obtained by a pre-modeled computer program such as technology computer aided design (TCAD); and ΔP_j represents each of the sources of process variations affecting the behavior of the fabricated transistor, for instance, drawn gatelength, thickness of gate dielectric, etc.

Once the calculation is performed and the device metric value ΔM_i is obtained for a given set of conditions, the device metric value can be used to create transistor models 108 for circuit simulation for verifying circuit designs, for instance, in SPICE. The device metric value ΔM_i is preferably determined for various process variation cases, so that the calculated device metric value ΔM_i represents the middle as well as device corner values. Calculated device metric values can therefore be used to for simulation models to enable evaluation of circuit designs, or can be used with existing circuit

4

designs to evaluate the transistor device design itself, and can enable the evaluation of the semiconductor process from which the process source variations are obtained, all using modeling techniques, thereby alleviating the need to run large amounts of silicon wafers.

FIG. 2 is a flow diagram of a method (200) according to a further embodiment. A method 200 can include providing process source variations (ΔP_j) (202). Process source variations (ΔP_j) normally have a Gaussian distribution and the sigma values of the distributions can be obtained from the fabrication process assumptions.

Method **200** can include generating relationships between a device metric variance and each corresponding process source variance $(\partial M_i/\partial P_j)$ (**204**). In general, variance relationships $(\partial M_i/\partial P_j)$ can be extracted from a tool, such as TCAD, as but one example.

Method 200 then calculates a metric variation (ΔM_i) with the selected process source variations and corresponding variance relationships (206), preferably by applying the root sum of squares formula at 206. Method 200 can then proceed to a checkpoint to determine if the input current process source variations are sound, in other words, sufficient to calculate a next device metric variation (Y from 214). Such an action can be based on a check of a calculated device metric ΔM, against a predetermined set of target device metrics. If the process source variations are sufficient, then method 200 returns to box 204 to generate new variance relationships to calculate another device metric. If the current process source variations are not sufficient to calculate a next device metric variation (N from 214), a method 200 can return to box 202 to setup data values 212 for the process source variations necessary to generate the new device metric variation.

Once all desired device metrics have been generated (Y from 210), an integrated circuit device can be designed using the predicted device metric variations 208. It is understood that then, any suitable design steps can be taken from the predicted device metric variations.

As one example of an implementation of the process of FIG. 2, there is generated at Table 1 a set of parameters for ∂M_i and for ∂P_j for an exemplary DDC transistor (further described below) in a 28 nm process node for a nominal drawn gate length of 36 nm. Example process variations sources identified are, L (gate length), Tox (gate oxide thickness), Δ Epi (epitaxial layer) thickness, Δ Screen D dose (further described below), LDD D (source/drain extension) implant dosage, Spacer 1 (first sidewall spacer) thickness, Spacer 2 (second sidewall spacer) thickness, and W (FET channel width). Related and corresponding device metrics include Vtlin, Idlin, Vtsat, DIBL, Idsat, SSat, Ieff, Cgg and Coy (all described above).

TABLE 1

			Proc	ess Variatio	on Source	(σP_j)		
σM_i	L [/nm]	Tox [/Å]	ΔEpi [/Å]	ΔScreen D: [/%]	LDD D [/%]	Spacer 1 [/nm]	Spacer 2 [/nm]	*W [/nm]
Vtlin [mV/]	8.80	22.00	3.20	-2.80	-0.50	22.00	0.50	0.07
Idlin [%/]	-1.60	-5.80	-0.82	0.68	0.29	-16.30	-0.28	0.17
Vtsat [mV/]	12.80	18.00	3.70	-3.00	-0.60	32.00	1.00	0.07
DIBL [mV/]	-4.00	4.00	-0.50	0.20	0.10	-10.00	-0.50	0.00
Idsat [%/]	-3.46	-8.70	-1.37	1.02	0.34	-19.20	-0.36	0.17
SSsat [mV/]	-0.21	1.44	0.07	-0.02	0.02	-0.75	0.00	0.00
leff [%/]	-4.10	-10.90	-1.61	1.27	0.36	-20.00	-0.38	0.17
Cgg [%/]	1.50	-2.80	-0.02	0.01	0.01	-1.90	0.03	0.17
Cov [%/]	-0.14	-0.66	-0.11	0.05	0.06	-6.55	0.03	0.17
Vtlin [mV/]	8.80	22.00	3.20	-2.80	-0.50	22.00	0.50	0.07

The derived numbers above, as well as estimated ΔP_j are then used in the process at Step **206** to result in device metric variations calculated as a root sum square value. An example of a result of applying Step **206** is at Table 2 below.

6

In the very particular embodiment shown, device metric distributions can be analyzed to determine correlations (if any) between device metrics 308-0. In one very particular embodiment, such an action can include calculating a corre-

TABLE 2

	Process Variation Source (ΔP_i)								-
$\Delta \mathrm{M}_i$	ΔL: 2 nm	ΔTox: 7Å	Δ Epi: 10 Å	ΔScreen D: 5%	ΔLDD D: 5%	ΔSpacer 1: 0.6 nm	ΔSpacer 2: 2 nm	*ΔW: 5 nm	Total (RSS)
Vtlin [mV]	17.60	15.40	16.00	-28.00	-2.50	13.20	1.00	0.34	42.05
Idlin [%]	-3.20	-4.06	-4.10	6.80	1.45	-9.78	-0.56	0.83	13.73
Vtsat [mV]	25.60	12.60	18.50	-30.00	-3.00	19.20	2.00	0.34	49.38
DIBL [mV]	-8.00	2.80	-2.50	2.00	0.50	-6.00	-1.00	0.00	10.92
Idsat [%]	-6.92	-6.09	-6.85	10.20	1.70	-11.52	-0.72	0.83	19.31
SSsat [mV]	-0.42	1.01	0.36	-0.15	0.09	-0.45	0.01	0.00	1.25
leff [%]	-8.20	-7.63	-8.05	12.70	1.80	-12.00	-0.76	0.83	22.36
Cgg [%]	3.00	-1.96	-0.09	0.09	0.04	-1.14	0.05	0.83	3.85
Cov [%]	-0.28	-0.46	-0.55	0.50	0.30	-3.93	0.06	0.83	4.13
Vtlin [mV]	17.60	15.40	16.00	-28.00	-2.50	13.20	1.00	0.34	42.05
Idlin [%]	-3.20	-4.06	-4.10	6.80	1.45	-9.78	-0.56	0.83	13.73
Vtsat [mV]	25.60	12.60	18.50	-30.00	-3.00	19.20	2.00	0.34	49.38
DIBL [mV]	-8.00	2.80	-2.50	2.00	0.50	-6.00	-1.00	0.00	10.92
Idsat [%]	-6.92	-6.09	-6.85	10.20	1.70	-11.52	-0.72	0.83	19.31
SSsat [mV]	-0.42	1.01	0.36	-0.15	0.09	-0.45	0.01	0.00	1.25

The calculated statistical device metric variations based upon process variations can be used to create a model, for instance, in SPICE, by which circuits can be simulated as part of the design process.

Device metric variations can be used to derive the impact of 30 each source variation on each device metric **208-0**. With such information, an IC device or portion of such a device can be designed to take into account such high impact source variations **208-1**. In addition or alternatively, transistor models can be improved using the device metrics **208-2** derived from 35 process variations. Based on the improved transistor models, the SPICE model can be improved. Circuits can then be designed using such improved transistor models **208-3**.

FIG. 3A is a flow diagram of a method (300) according to another embodiment. A method 300 can include generating 40 distributions for process source variations (N(P_j)) (302). In very particular embodiments, such distributions can be Gaussian distributions (with a median value of zero, and a 3-sigma variation based on sigma= $\Delta P_j/3$). Such a distribution can be generated in a manner like those described above (e.g., 45 derived from initial fabrication process assumptions). Process source variations (ΔP_j) can include any of those described for embodiments herein, or equivalents.

A method **300** can then include generating relationships between a device metric variance and each corresponding to 50 each process source variance $(\partial M_i/\partial P_j)$ (**304**). Such relationships can be extracted from TOAD, for example.

A method **300** can then calculate a device metric distribution $(N(M_i))$ with the selected process source distributions and corresponding variance relationships $(\partial M_i/\partial P_j)$ (**306**). In 55 the embodiment shown, such an action can include generating a distribution of device metric values, each corresponding to a value from a process source distribution and the corresponding variance relationship $(\partial M_i/\partial P_j)$. In particular embodiments, metric distributions $N(M_i)$ can be based on 60 Gaussian distributions for process variations and the metric distributions can be derived using a Monte-Carlo statistical approach.

Once all desired device metric distributions have been generated, the device metric distributions can be used to 65 facilitate circuit design 308, for instance, to create a model for circuit simulation.

lation coefficient between different distributions. For instance, the correlation between saturation threshold voltage or saturation drive current between transistor types (e.g., n-channel FETs and p-channel FETs) can be determined, as shown by example in FIGS. 3B and 3C for a 28 nm process node with drawn gate length of 36 nm.

With such information, a circuit can be designed with better accuracy with the correlations between devices understood 308-1. The procedure of calculating correlations can be repeated for various metrics to further refine a circuit design 308-2 and 308-3, for instance, by iterating on the choice of devices for the different nodes of a circuit.

FIG. 4 is a flow diagram of a method (400) according to another embodiment. A method 400 can include generating "corner" process source values (P_{j_cmr}) (402). Corner process source values can be values that lead to a device metric extreme. Thus, for each possible process source variation range (ΔP_j) it is known (or can be derived) which direction (e.g., leading to a 'faster' device or a 'slower' device than the nominal case) represents a corner condition for a given set of device metrics. Corner process source values (P_{j_cmr}) typically represent process parameter shifts to cause resulting devices to behave at the corners of the metric window.

A method **400** can include generating relationships between a device metric variance and its correspondence to each process source variance $(\partial M_i/\partial P_j)$ (**404**), for which the process source variances can be extracted from a tool, such as TCAD for example. A method **400** can then calculate a corner device metric (M_{i_cnr}) for selected process source variances variance relationships to achieve device behavior at the corners (**406**).

Once all desired device metric corners have been generated, the device metrics can be used to facilitate circuit design based on corners 408.

In the very particular embodiment shown, corner device metrics can be incorporated into transistor models of circuit simulators (e.g., SPICE models) and/or simulator operation 408-0. Circuits can then be designed using such transistor models 408-1. A benefit of this methodology is that device metric corner cases can be predicted based on process source variances and using models for correlating process source variances with device metrics. For instance, increased chan-

nel implant dosage results in a device having increased threshold voltage. When the methodology as embodied herein is used in the case of devices having reliable operating characteristics, and wherein the devices enjoy improved variation in threshold voltage, as well as stronger drive current and reduced DIBL, a SPICE model representing corners that are pulled-in from conventional windows can be created. Circuits can be simulated based upon the more aggressive SPICE model, thereby enabling greater options for circuit power, sizing, speed and other options.

FIG. 5 is a flow diagram of a method 520 according to another embodiment. A method 500 includes designing an IC device as a corresponding fabrication process is being developed. A method 520 includes assuming process source variations from expected fabrication process steps (524). Prefer- 15 ably, such assumptions can be made at the start of a fabrication process development 550. A method 520 can generate IC device metric values from process source variation assumptions and corresponding metric/source variance relationships 526, preferably by extracting the derivative rela- 20 tionship between device metric and process variation with a tool, such as TCAD. The device metrics values can then be used to make a preliminary circuit design 528. It is noted that such actions can occur while a fabrication process is still being developed (e.g., 552). The steps can go through itera-25 tive loops 530 to refine the device metrics based upon circuit simulations. The fabrication process development continues to proceed, using inputs from the device metric updates as necessary to compare against updates to device variation metrics 527. When the process is finalized 554, then a final set 30 of device metric values can be calculated based upon a finalized set of process source variations 526, using silicon data as necessary. The final device metric values are fed into circuit simulation models. Final refinements can be made to circuit designs using the circuit simulation models that are fitted to 35 the final device metric values. The final integrated circuit can then be fabricated with the finalized process (556).

Referring now to FIG. **6**, a method of designing an integrated circuit according to another embodiment is shown in a flow diagram and designated by the general reference character **660**

A method **660** can include creating an architectural representation of an integrated circuit (or portion thereof) in a higher level form. In the method of FIG. **6**, the integrated circuit can be instantiated in a high level block schematic 45 form and further described in a higher level design language **(664)**.

A method **660** can also include generating a more detailed (i.e., lower level) representation of the design described by interconnected circuit blocks. In FIG. **6**, this step can include 50 generating a netlist (step **666**). Such a netlist can include higher order representations of circuit blocks interconnected to one another by nets.

Method 660 can also include generating device metric values (626) for each of the components of the netlist using statistical variation of process parameters, preferably according to any of the embodiments described herein. Circuit simulation models (SPICE) can then be created from such device metric values (608). The device metric values can be input a transistor simulation tool such as TCAD, to derive a set of 60 structural and process parameters for the associated transistor device. Then, the appropriate adjustments could be made to the transistor design, for instance, longer gate length, or higher dose of implanted material to set threshold voltage. The result of starting with the device metric values can be an 65 improved transistor design. Improved transistor design can be fed back into the method to derive an updated set of device

8

metrics. The updated set of device metrics can be used to update the models for SPICE, by which updated simulations (668) of the circuits can be produced.

Referring now to FIG. 7, one particular example of a netlist is shown in text form. A netlist 770 can include declarations of element types. In the particular example shown, element types can include nfet declarations 772 and pfet declarations 774. Such elements (772/774) can have variables based on device metrics generated as shown in embodiments herein. In addition or alternatively, such elements can be processed by simulation software according to such device metrics.

Transistor types (e.g., 772/774) can be conventional transistors, DDC transistors, or any other transistor types. A benefit of using a DDC transistor is, among other things, in the ability to pull in design corners and using the methods of the embodiments contemplated herein to refine the fabrication and create improved circuit simulation models.

FIG. 8A shows a DDC type transistor 870 for which device metrics can be generated, according to embodiments. A DDC transistor 870 can be configured to have an enhanced body coefficient, along with the ability to set a threshold voltage (Vt) with enhanced precision. A DDC transistor 870 can include a gate electrode 882, source 884, drain 886, and a gate dielectric 888 positioned over a substantially undoped channel 811. Optional lightly doped source and drain extensions (SDE) 890 can be positioned respectively adjacent to source 884 and drain 886. Such extensions 890 can extend toward each other, reducing effective length of the substantially undoped channel 811.

In FIG. 8A, the DDC transistor 870 is shown as an n-channel transistor having a source 884 and drain 886 made of n-type dopant material, formed upon a substrate such as a p-type doped silicon substrate providing a p-well 817. In addition, the n-channel DDC transistor 870 in FIG. 8A can include a highly doped screening region 815 made of p-type dopant material, and a threshold voltage set region 813 made of p-type dopant material.

Further descriptions of a DDC transistor as well as an exemplary fabrication process and other aspects of a DDC transistor can be found in U.S. Pat. No. 8,273,617, titled "Electronic Devices and Systems, and Methods for Making and Using the Same." A DDC transistor provides advantages for circuit design in that, among other reasons, a DDC transistor enables designs having pulled-in corners. The reason is the tighter distribution of the threshold voltage from deviceto-device. Additionally, a DDC transistor includes a strong body coefficient by which body biasing can be used to further pull in design corners. A result of using a DDC transistor is the ability to implement improved integrated circuit designs according to desired targets for power and performance whereas when using conventional transistors circuit designers resort to designing conservatively for wider design corners thereby sacrificing the potential power and performance that could be otherwise achieved for a design. An advantage of using a DDC transistor as part of implementing on the embodiments described herein is in the ability to reliably design integrated circuits using a statistically-based, process variation-comprehending simulation model by which design corners could be shrunk.

FIG. 8B shows a FinFET type transistor 870-B for which device metrics can be generated, according to additional embodiments. The FinFET transistor 870-B can include a gate electrode 882-B and gate dielectric 888-B that surround a substantially undoped channel 811-B on opposing sides. The view of FIG. 8B is taken along a channel length. Thus, it is understood that source and drain regions can extend into and out of the view shown.

FIG. 8C shows a FinFET type transistor 870-C having a screening region 815-C, for which device metrics can be generated according to further embodiments. As in the case of FIG. 8A, the FinFET transistor 870-C has a screening region that can be configured to have an enhanced body coefficient, 5 along with the ability to set a Vt with enhanced precision. The transistor 870-C includes a gate electrode 882-C and gate dielectric 888-C formed over a substantially undoped channel 811-C on opposing sides. However, unlike FIG. 8B, a highly doped screening region 815-C can be formed in a substrate 10 819 below substantially undoped channel 811-C. Optionally, a Vt set region 813-C can be formed between the screening region 815-C and substantially undoped channel 811-C.

As in the case of FIG. **8**B, the view of FIG. **8**C is taken along a channel length, and source and drain regions can 15 extend into and out of the view, separated from screening region **815**-C by portions of undoped channel region **811**-C.

The geometries of transistor **870**-B can be the source of additional process source variations, not included for metrics of conventional transistors. Further, the geometries of transistor **870**-C, as well as the Vt set region and screening region, can be the subject of process source variations for metrics of such a transistor.

As noted above, the various methods and models according to embodiments can be utilized to generate device metrics for other transistor types (e.g., conventional MOSFETs, BJTs, JFETs, etc.).

It should be appreciated that in the foregoing description of exemplary embodiments of the invention, various features of the invention are sometimes grouped together in a single 30 embodiment, figure, or description thereof for the purpose of streamlining the disclosure aiding in the understanding of one or more of the various inventive aspects. This method of disclosure, however, is not to be interpreted as reflecting an intention that the claimed invention requires more features 35 than are expressly recited in each claim. Rather, as the following claims reflect, inventive aspects lie in less than all features of a single foregoing disclosed embodiment. Thus, the claims following the detailed description are hereby expressly incorporated into this detailed description, with 40 each claim standing on its own as a separate embodiment of this invention.

It is also understood that the embodiments of the invention may be practiced in the absence of an element and/or step not specifically disclosed. That is, an inventive feature of the 45 invention may be elimination of an element.

Accordingly, while the various aspects of the particular embodiments set forth herein have been described in detail, the present invention could be subject to various changes, substitutions, and alterations without departing from the 50 spirit and scope of the invention.

What is claimed is:

1. A method, comprising:

assuming variation among process targets for a plurality of integrated circuit (IC) fabrication process sources of 55 variation;

deriving relationships between each process source variance of the IC fabrication process and a device metric variance by operation of a computer program executed by a computer, the device metric variance being a variance in an IC performance characteristic;

generating a predicted device metric variation by at least multiplying each process source variation by the corresponding relationships between its process source variance and the device metric variance; and

designing at least a portion of an integrated circuit with the predicted device metric variation; wherein.

10

generating the predicted device metric variation includes calculating a root sum square of process source variations and the relationships between the corresponding process source variance and the device metric variance;

designing the at least a portion of the integrated circuit includes selecting process source variations having a greatest effect on the predicted device metric variation and creating a transistor performance model from at least the device metric; and

fabricating the at least a portion of the integrated circuit with the predicted device metric variation.

2. The method of claim 1, wherein:

the relationships are generated from a semiconductor design automation tool executed by the computer.

3. The method of claim 2, wherein:

the relationships are generated from a technology computer aided design (TCAD) automation tool.

4. The method of claim 1, wherein:

the assumed variation values correspond to an IC fabrication process still under development.

5. A method, comprising:

assuming variation among process targets for a plurality of integrated circuit (IC) fabrication process sources of variation;

deriving relationships between each process source variance of the I C fabrication process and a device metric variance by operation of a computer program executed by a computer, the device metric variance being a variance in an I C performance characteristic;

generating a predicted device metric variation by at least multiplying each process source variation by the corresponding relationships between its process source variance and the device metric variance; and

designing at least a portion of an integrated circuit with the predicted device metric variation; wherein

generating the predicted device metric variation includes generating a device metric distribution from process source variation distributions and the relationships between the corresponding process source variance and the device metric variance;

designing the at least a portion of the integrated circuit includes any selected from the group consisting of: deriving correlations between device metrics and deriving correlations between device types; and

fabricating the at least a portion of the integrated circuit with the predicted device metric variation.

6. The method of claim 5, wherein:

the relationships are generated from a semiconductor design automation tool executed by the computer.

7. The method of claim 6, wherein:

the relationships are generated from a technology computer aided design (TCAD) automation tool.

8. The method of claim 5, wherein:

the assumed variation values correspond to an IC fabrication process still under development.

9. A method, comprising:

assuming variation among process targets for a plurality of integrated circuit (IC) fabrication process sources of variation;

deriving relationships between each process source variance of the IC fabrication process and a device metric variance by operation of a computer program executed by a computer, the device metric variance being a variance in an IC performance characteristic;

generating a predicted device metric variation by at least multiplying each process source variation by the corre-

11 12

sponding relationships between its process source variance and the device metric variance; and

- designing at least a portion of an integrated circuit with the predicted device metric variation; wherein
- generating the predicted device metric variation includes 5 generating a corner device metric corresponding to corner process
- source values, the corner process source values corresponding to an extreme end of a range of possible process source values:
- designing the at least a portion of the integrated circuit includes designing a transistor model with at least the corner device metric; and
- fabricating the at least a portion of the integrated circuit with the predicted device metric variation.
- 10. The method of claim 9, wherein:
- the relationships are generated from a semiconductor design automation tool executed by the computer.
- 11. The method of claim 10, wherein:
- the relationships are generated from a technology computer aided design (TCAD) automation tool.
- 12. The method of claim 9, wherein:
- the assumed variation values correspond to an IC fabrication process still under development.

* * * * *